

FIG.1




FIG.2

132




FIG.3




FIG.4




FIG. 5

312




FIG.6




FIG. 7




FIG.8




FIG.9




FIG. 10




FIG. 11




FIG. 12




FIG.13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20

549




FIG.21

609




FIG.22




FIG.23

620




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG.28

740





FIG.29

757



The diagram illustrates the internal architecture of a DRAM system, organized into a **LOGIC PORTION (800)** and a **MEMORY ARRAY (860)**.

Power Supplies and Connections:

- VDD (1.5V):** Connected to the LOGIC PORTION and the MEMORY ARRAY.
- DVDDH (3.3V):** Connected to the LOGIC PORTION.
- VDD3 (1.5V):** Connected to the LOGIC PORTION.
- VDD2 (2.0V):** Connected to the LOGIC PORTION.
- VDD3 (1.5V):** Connected to the MEMORY ARRAY.

LOGIC PORTION (800) Components:

- CLOCK/RESET CONTROL CIRCUIT (802):** Receives NPDSR (1.5V) and VDD (1.5V). It outputs CLKR (1.5V) and PDSR (1.5V).
- SELF TIMER (816):** Receives CLKR (1.5V) and outputs a signal to the D/C (820).
- DRAM POWER SUPPLY CIRCUIT (810):** Receives VDD3 (1.5V) and outputs VDD2 (2.0V) and VDD3 (1.5V).
- COMMAND DECODER (822):** Receives CMD (1.5V) and outputs REFS (1.5V) and ACT (1.5V).
- ADDRESS BUFFER (824):** Receives RAD[14:0] (1.5V) and outputs CAD[7:0] (1.5V).
- ADDRESS COUNTER (835):** Receives CAD[7:0] (1.5V) and outputs NRSTR (1.5V).
- REDUNDANCY DETERMINATION (846):** Receives NRSTR (1.5V) and outputs Row Fuse (1.5V).
- ROW PREDECODER (850):** Receives Row Fuse (1.5V) and outputs NRSTR (1.5V).
- ROW DECODER (854):** Receives NRSTR (1.5V) and outputs YBANK (1.5V).
- COLUMN DECODER (856):** Receives YBANK (1.5V) and outputs CSLR/W (1.5V).
- DATA I/O BUFFER (832):** Receives DI/DO (1.5V) and outputs DI/DO (1.5V).
- CLOCK BUFFER (834):** Receives CLK (1.5V) and outputs CLK (1.5V).

MEMORY ARRAY (860) Components:

- PAWD (858):** Receives YBANK (1.5V) and outputs PAWD (1.5V).
- MEMORY ARRAY (860):** Receives PAWD (1.5V) and outputs PAWD (1.5V).

Signal Flow and Control:

- CLKR (1.5V):** Generated by the CLOCK/RESET CONTROL CIRCUIT (802) and distributed to the SELF TIMER (816), COMMAND DECODER (822), ADDRESS BUFFER (824), ADDRESS COUNTER (835), REDUNDANCY DETERMINATION (846), ROW PREDECODER (850), and ROW DECODER (854).
- PDSR (1.5V):** Generated by the DRAM POWER SUPPLY CIRCUIT (810) and distributed to the COMMAND DECODER (822), ADDRESS BUFFER (824), ADDRESS COUNTER (835), REDUNDANCY DETERMINATION (846), ROW PREDECODER (850), and ROW DECODER (854).
- NRSTR (1.5V):** Generated by the ADDRESS COUNTER (835) and distributed to the REDUNDANCY DETERMINATION (846), ROW PREDECODER (850), and ROW DECODER (854).
- YBANK (1.5V):** Generated by the ROW DECODER (854) and distributed to the PAWD (858) and the MEMORY ARRAY (860).
- CSLR/W (1.5V):** Generated by the COLUMN DECODER (856) and distributed to the DATA I/O BUFFER (832) and the CLOCK BUFFER (834).




FIG.31

810




FIG.32

806




FIG.33




FIG.34




FIG.35 PRIOR ART




FIG.36 PRIOR ART




FIG.37 PRIOR ART

